App. Ser. No. 10/602,581

Amendment Dated 7 January 2006

Reply to Office Action of 07 July 2005

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the

63479.0109

application:

Listing of Claims:

Claims 1-20 (Canceled)

Claims 21-40 (Canceled)

Claim 41 (Currently Amended)

A System-on-Chip (SOC) semiconductor device designed with an architecture

with a latency tolerant signal protocol, comprising:

one or more processor cores, one or more peripherals, one or more DMA-type

peripherals, and a memory subsystem;

a first internal bus coupled to said processor core(s) and to said peripheral(s),

said first internal bus uses an architecture with a latency tolerant signal protocol that

carries signals from signal initiators to signal targets, wherein said signals are point-to-

point and registered signals, and said latency tolerant signal protocol further comprises

full handshaking;

wherein said architecture with said latency tolerant signal protocol of said first

internal bus provides for an arbitrary number of pipeline stages between any signal

initiator and any signal target wherein said arbitrary number of pipeline stage(s) are

added during the floorplanning of the semiconductor device without requiring a

subsequent design or floorplanning iteration, wherein said arbitrary number of pipeline

2

PAGE 5/19 * RCVD AT 1/7/2006 2:43:29 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/25 * DNIB:2738300 * CSID:512-474-7996 * DURATION (mm-ss):11-24

63479.0109

App. Ser. No. 10/602,581 Amendment Dated 7 January 2006

Reply to Office Action of 07 July 2005

stages further comprise one or more of the following: flip-flop(s), multiplexing router(s),

or decoding router(s);

a second internal bus coupled to said processor core(s), said memory

subsystem, and said DMA-type peripheral(s), said second internal bus uses said

architecture with said latency tolerant signal protocol that carries signals from signal

initiators to signal targets;

wherein said architecture with said latency tolerant signal protocol of said second

internal bus provides for said arbitrary number of pipeline stages between any signal

initiator and any signal target wherein said arbitrary number of pipeline stage(s) are

added during the floorplanning of the semiconductor device without requiring a

subsequent design or floorplanning iteration; and

wherein said first internal bus and said second internal bus have overlapping

topologies, each topology further comprising one or more of the following topologies:

matrix fabric (or woven) topology, point-to-point topology, bridged topology, or bussed

topology.

Claim 42 (Currently Amended)

A method to manufacture a System-on-Chip (SOC) semiconductor device

designed with an architecture with a latency tolerant signal protocol, comprising:

providing one or more processor cores, one or more peripherals, one or more

DMA-type peripherals, and a memory subsystem;

providing a first internal bus coupled to said processor core(s) and to said

peripheral(s), said first internal bus uses an architecture with a latency tolerant signal

3

63479.0109

App. Ser. No. 10/602,581

Amendment Dated 7 January 2006

Reply to Office Action of 07 July 2005

protocol that carries signals from signal initiators to signal targets, wherein said signals

are point-to-point and registered signals, and said latency tolerant signal protocol further

comprises full handshaking;

wherein said architecture with said latency tolerant signal protocol of said first

internal bus provides for an arbitrary number of pipeline stages between any signal

initiator and any signal target wherein said arbitrary number of pipeline stage(s) are

added during the floorplanning of the semiconductor device without requiring a

subsequent design or floorplanning iteration, wherein said arbitrary number of pipeline

stages further comprise one or more of the following: flip-flop(s), multiplexing router(s),

or decoding router(s);

providing a second internal bus coupled to said processor core(s), said memory

subsystem, and said DMA-type peripheral(s), said second internal bus uses said

architecture with said latency tolerant signal protocol that carries signals from signal

initiators to signal targets;

wherein said architecture with said latency tolerant signal protocol of said second

internal bus provides for said arbitrary number of pipeline stages between any signal

initiator and any signal target wherein said arbitrary number of pipeline stage(s) are

added during the floorplanning of the semiconductor device without requiring a

subsequent design or floorplanning iteration; and

wherein said first internal bus and said second internal bus have overlapping

topologies, each topology further comprising one or more of the following topologies:

matrix fabric (or woven) topology, point-to-point topology, bridged topology, or bussed

topology.

4

App. Ser. No. 10/602,581 Amendment Dated 7 January 2006 Reply to Office Action of 07 July 2005 63479.0109

Claim 43 (Currently Amended)

A method to use a System-on-Chip (SOC) semiconductor device designed with an architecture with a latency tolerant signal protocol, comprising:

providing one or more processor cores, one or more peripherals, one or more DMA-type peripherals, and a memory subsystem;

carrying signals from signal initiators to signal targets with a first internal bus coupled to said processor core(s) and to said peripheral(s), said first internal bus uses an architecture with a latency tolerant signal protocol, wherein said signals are point-to-point and registered signals, and said latency tolerant signal protocol further comprises full handshaking;

wherein said architecture with said latency tolerant signal protocol of said first internal bus provides for an arbitrary number of pipeline stages between any signal initiator and any signal target wherein said arbitrary number of pipeline stage(s) are added during the floorplanning of the semiconductor device without requiring a subsequent design or floorplanning iteration, wherein said arbitrary number of pipeline stages further comprise one or more of the following: flip-flop(s), multiplexing router(s), or decoding router(s);

carrying signals from signal initiators to signal targets with a second internal bus coupled to said processor core(s), said memory subsystem, and said DMA-type peripheral(s), said second internal bus uses said architecture with said latency tolerant signal protocol;

wherein said architecture with said latency tolerant signal protocol of said second

63479.0109

App. Ser. No. 10/602,581

Amendment Dated 7 January 2006

Reply to Office Action of 07 July 2005

internal bus provides for said arbitrary number of pipeline stages between any signal

initiator and any signal target wherein said arbitrary number of pipeline stage(s) are

added during the floorplanning of the semiconductor device without requiring a

subsequent design or floorplanning iteration; and

wherein said first internal bus and said second internal bus have overlapping

topologies, each topology further comprising one or more of the following topologies:

matrix fabric (or woven) topology, point-to-point topology, bridged topology, or bussed

topology.

Claim 44

(Canceled)

Claim 45

(Canceled)

Claim 46

(Canceled)

6